



#### AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY

# A dedicated front-end for readout of strip detectors in the LHCb Upgrade experiment

**Marek Idzik** AGH-UST on behalf of LHCb UT group

Faculty of Physics and Applied Computer Science AGH University of Science and Technology


TWEPP 2014 – Topical Workshop on Electronics for Particle Physics 22-26 September 2014 Aix en Provance, France USA



- Motivation
- SALT readout ASIC for LHCb Upstream Tracker
- Analog front-end
  - Architecture
  - Simulations
  - Measurements results
- 6-bit ADC results at a glance
- Summary



# Motivation LHCb Upgrade



#### The Goal:

Replace 1 MHz Hard. trig. + Software trig. with Software trigger (40 MHz readout)

→ new readout
electronics needed for
~0.5M silicon strip
detector channels in
LHCb Upstream
Tracker System
(present TT - Trigger
Tracker)



### Motivation UT – Upstream Tracker silicon strip detector

4 planes of silicon strip detectors


 Single sided sensors with various pitch and length


98 mm 190 μm 512 strips 98 mm 95 μm 1024 strips 49 mm 49 mm

Strips vertical on X, ±5° on U/V planes

95 μm

• 68 staves, ~0.5M channels









#### SALT – readout ASIC for UT detector Specifications

- CMOS 130 nm technology
- 128 channels, Front-end&ADC in each channel
- Pitch ~70-80 um
- Sensor: capacitance 5–20 pF, AC coupled
- Both input signal polarities (p-in-n and n-in-p sensors)
- Input charge range ~ 30ke⁻
- Noise: ENC ~ 1000e<sup>-</sup> @10pF + 50e<sup>-</sup>/pF
- Pulse shape:  $T_{peak} \sim 25$  ns, very short tail:  $\sim 5\%$  after  $2*T_{peak}$
- Crosstalk < 5%</li>
- ADC: 6-bit resolution (5-bit/polarity), 40MS/s
- DSP functions: pedestal and common mode subtraction, zero-suppression
- Serialization&Data transmission: 320 Mbps e-links to GBT, SLVS I/O
- Slow control: I2C
- Power < 6 mW/channel
- Radiation hardness ~ 30 MRad



### SALT – readout ASIC for UT detector Architecture&Status






- SALT complex SoC (System on Chip) type ASIC comprising Analog Front-end, ADC, DACs, PLL, DLL, SLVS, DSP, I2C, blocks
  - Two submissions of key prototype blocks done in 1<sup>st</sup> CMOS 130 nm process
- Prototypes of Preamplifier&Shaper, Sampling with Single-to-Diff converter, 6bit ADC, SLVS, PLL, DLL, designed&fabricated
- Now we are moving to new CMOS 130 nm process
- Design and measurements of the Analog Front-end (Preamp&Shaper) plus short ADC status, are shown in this talk



### **Analog Front-end Searching for Shaper with shortest tail**

Is it possible, with realistic shaper complexity and power consumption, to shorten the pulse tail to decrease to 5% of pulse amplitude after  $2*T_{peak}$ ?


Matlab simulations of the front-end response for various configurations of poles and zeros in the shaper transfer function



Introducing complex poles and zeros in transfer function one can shorten the pulse tail to the required goal



#### Analog Front-end Architecture




With Preamplifier + PZC and three Shaper stages (Integrator + MultipleFeedback + Boctor) the required transfer function can be obtained




### Analog Front-end Comparsion to semi-gaussian shaping


#### Complex poles&zeros



#### Four real poles (CR-RC<sup>3</sup>)



#### Spectre simulations



Applied shaping is much more efficient than semi-gaussian in shortening the pulse




### **Analog Front-end Simulations, parameters**

#### Main features:


- Architecture: Preamplifier, PZC, Shaper
- Preamplifier: NMOS input telescopic cascode with boosting amplifiers
- Shaper: 3 stages, Recycled Folded Cascode (RFC) amplifiers to limit power consumption
- $T_{peak} \sim 25 ns$
- $C_{det}$  5–35 pF (gain and  $T_{peak}$  depend on  $C_{det}$ )
- Power consumption < 1.9 mW</li>
- 1<sup>st</sup> prototype was submitted before design completion (PSRR, baseline stabilization, ...)

#### Example simulations for $C_{\text{det}}$ 5pF - 35pF





### **Analog Front-end Layout of 1st prototype**




#### Front-end ASIC prototype contains:

- 8 channels of Preamplifier&Shaper in pitch of 40 um
- 2 channels of Single-to-Differential converter
- Staggered pads were designed because of small channel pitch



# **Analog Front-end - 1<sup>st</sup> prototype Pulse shape measurements**





Measured shapes agree with simulations giving very short symmetrical pulses



# **Analog Front-end - 1<sup>st</sup> prototype Measurements of gain&linearity**

Measurements of amplidute vs input charge at  $C_{det} = 10 pF$ 






One prototype ASIC measured with negative pulses: gain is between 27.67 – 31.47 mV/fC

Two prototype ASICs measured with positive pulses: gain is between 30.13 – 32.72 mV/fC




### **Analog Front-end - 1<sup>st</sup> prototype Measurements - effect of sensor capacitance**

Pulse shape and gain measured for  $C_{det}$  in the range 0 – 50 pF




Peaking time changes from 23.5ns at 0pF to 29ns at 50pF




Gain changes from 36mV/fC at 0pF to 18mV/fC at 50pF





### **Analog Front-end - 1<sup>st</sup> prototype Noise measurements**





For  $C_{det} = 10pF ENC \sim 1000e^{-}$ ENC slope  $\sim 57e^{-}/pF$ 






Noise is uniform between the channels




# **Analog Front-end - 1<sup>st</sup> prototype Performance vs Power consumption**



 $C_{det} = 10 pF$ 


Power consumption may be decreased without significant decrease of performance. Savings are also possible in shaper power consumption.






## **Analog Front-end - 1<sup>st</sup> prototype Measurements of Baseline, Large Qin**

#### Baseline spread between the channels



Baseline spread is large (>100mV) in agreement with simulations. A DAC will be needed to trim the baseline.


#### Pulse response for large Qin



About 10-20 clock (25ns) periods are needed to recover after large charge deposition




## **Analog Front-end 2nd prototype architecture**




In the 2nd prototype Krummenacher type feedback was added in the preamplifier, 7-bit current DAC was added to set the baseline, and design was optimized for lower power consumption.



# **Analog Front-end – 2nd prototype Preliminary measurements**





-16

16

0

DAC [LSB]

32

2nd prototype works, pulses are seen, baselines may be set, power consumption is ~1mW/channel Measurements have just started...

-64


-48 -32

48

64



### 6-bit SAR ADC Architecture&Design considerations



#### **Architecture of 6-bit ADC**

- Differential segmented/split DAC with MCS switching scheme *ultra low power*
- Dynamic comparator no static power consumption, power pulsing for free
- Asynchronous logic no clock tree power saving, allows asynchronous sampling
- Dynamic SAR logic much faster than conventional static logic

#### **Design consideration:**

- Variable sampling frequency (up to >80 MS/s) and power consumption
- Power consumption ~0.3 mW at 40 MS/s
- 40 μm pitch, ready for multichannel integration




### 6-bit SAR ADC Static tests – linearity (@50 MS/s)

#### Transfer function

#### 64 56 48 ADC Out [LSB] 40 32 24 16 8 -0.8 -0.4 0.4 8.0 Vin [V]


#### **INL/DNL** measurements



- Measurements show that ADC works very well
- At 50MHz sampling frequency good linearity INL, DNL < 0.4 is seen



#### 6-bit SAR ADC Dynamic tests, ENOB, power



Performance of our ADC is similar to State-of-the-Art designs



#### **Summary&Plans**

- Development of SALT Front-end ASIC for LHCb Upstream
   Tracker is on the way
  - Prototypes of key blocks (analog front-end, ADC, PLL, SLVS, ...)
     developed in 130 nm CMOS and working
- Analog front-end architecture with symmetrical very short pulses, working for different C<sub>det</sub>, low power, positively verified in lab. tests
- Design of single blocks and multichannel SALT prototype has been started in new 130 nm CMOS
- Submission of small 8-channel SALT prototype planned in 2014
- Submission of 128-channel SALT version planned in 2015

### Thank you for attention